• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    An integrated circuit device structure having probe pad extensions in electrical communication with the wire bond pads and a method for performing failure analysis thereon. The invention provides an improved probing system for wire bond packages such that neither the wire nor the wire bond from the pads on the chip surface need be removed during testing procedures. Included in the integrated circuit device is a plurality of conductive pads having a first area for receiving a wire bond and a second area for receiving a probe, wherein the second area abuts, and is an electrical communication with the first area.
    公开号:US20010001541A1
    申请号:US09/293,449
    申请日:1999-04-16
    公开日:2001-05-24
    发明作者:Paul Davis Bell
    申请人:Paul Davis Bell；
    IPC主号:G01R31-2853
    专利说明:
    [0001] The present invention generally relates to a structure and method for testing integrated circuit devices, and more particularly, to a structure and method for performing failure analysis on an integrated circuit. [0001] BACKGROUND ART
    [0002] The ability to perform failure analysis on integrated circuit (IC) devices is an important aspect of ensuring quality during the ongoing development life cycle of an IC. The process of analyzing faults may need to occur anywhere from early design stages of an IC right through to a point where an end user discovers a failure. Once the reason for the failure is detected, the IC design can be modified in order to correct the problem. [0002]
    [0003] The process of performing fault analysis on an IC typically requires the removal of at least a portion of the packaging that makes up the IC device in order to expose the necessary electrical components. One of the most common IC packages includes the use of a chip carrier or lead frame to hold the much smaller chip or die, which contains the functional circuitry. Electrical connections between the chip and lead frame are typically accomplished with a wire bonding system where wires, typically formed of gold or aluminum, connect wire bond pads on the chip to metal pads on the lead frame. FIGS. 1 and 2 depict a chip [0003] 10 having pads 12 for receiving a wire 16. It can be seen that a first end of the wire 16 is formed into a ball or wire bond 14 that is bonded to pad 12. Once these connections have been made, the exposed area is encapsulated into a final product. In performing fault analysis on IC's using lead frame packaging, the encapsulated area must be removed in order to expose the chip pads 12.
    [0004] Once the chip pads [0004] 12 are exposed, probes can be set in contact with the pads 12 in order to determine the cause of the failure. Unfortunately, an initial polishing step must be performed in order to remove most of the wire 16 and wire bond 14 from the pad 12. Without this removal step, it is very difficult to position the required number of probes in place. Furthermore, if the wire 16 and wire bond 14 are left in place, the probe would not directly contact the pad 12, and therefore potentially cause a faulty test result. Accordingly, under previous fault isolation techniques, it has been necessary to remove the ball bonds before attempting to probe for failures.
    [0005] Unfortunately, in addition to adding an extra step, the removal of the wires and wire bonds from the chip limits the type and extent of testing that can be performed. For example, connections on and between chip pads cannot be verified. Thus, without an improved structure and method for performing fault analysis, the deficiencies of the prior art will remain. [0005] SUMMARY OF THE INVENTION
    [0006] The present invention overcomes the deficiencies of the prior art by including a structure and method for providing chips with probe pad extensions in electrical communication with the chip's pads. Accordingly, during a failure analysis process, probing can occur without removing the wire and/or wire bond from the pads on the chip surface. The invention therefore provides an integrated circuit comprising a plurality of conductive pads having a first area for receiving a wire bond and a second area for receiving a probe, wherein the second area abuts, and is in electrical communication with the first area. [0006]
    [0007] In addition, a method for forming an integrated circuit device having wire bond pads that are easily probed is provided and comprises the steps of: (1) creating each wire bond pad within a single layer of the integrated circuit device during a fabrication process; and (2) forming each wire bond pad with a first area for receiving a wire bond and a second area for receiving a probe, wherein the first and second area are integrally formed substantially simultaneously, and wherein the first and second areas are in electrical communication with each other. [0007]
    [0008] Finally, a method is provided for performing failure analysis on an integrated circuit after packaging is completed and a fault has been detected, wherein the integrated circuit comprises wire bond pads each having a pad extension formed adjacent to a portion of the pad having a wire bond, wherein the method comprises the steps of: (1) removing a portion of a lead frame packaging to expose the wire bond pads; and (2) probing the pad extension of at least one of the wire bond pads with the wire bond remaining affixed to the at least one wire bond pad. [0008]
    [0009] It is therefore an advantage of the present invention to provide a system for more easily performing tests on an integrated circuit device. [0009]
    [0010] It is therefore a further advantage of the present invention to provide a system for performing more robust tests on an integrated circuit device. [0010]
    [0011] It is therefore a further advantage of the present invention to provide a system for performing failure analysis tests without removing wires and wire bonds from the pads of a chip. [0011] BRIEF DESCRIPTION OF THE DRAWINGS
    [0012] These and other features and advantages of this invention will be more readily understood from the following detailed description of the various aspects of the invention taken in conjunction with the accompanying drawings in which: [0012]
    [0013] FIG. 1 depicts a top view of a chip with traditional wire bond pads; [0013]
    [0014] FIG. 2 is a cross-sectional side view of FIG. 1; [0014]
    [0015] FIG. 3 is a top view of an integrated circuit chip having wire bond pads in accordance with a preferred embodiment of the present invention; [0015]
    [0016] FIG. 4 is a cross-sectional side view of FIG. 3; [0016]
    [0017] FIG. 5 is an alternate embodiment of the present invention; [0017]
    [0018] FIG. 6 is a second alternate embodiment of the present invention; [0018]
    [0019] FIG. 7 is a third alternate embodiment of the present invention; [0019]
    [0020] FIG. 8 is a fourth alternate embodiment of the present invention; [0020]
    [0021] FIG. 9 is a fifth alternate embodiment of the present invention; [0021]
    [0022] FIG. 10 is a sixth alternate embodiment of the present invention; [0022]
    [0023] FIG. 11 is a seventh alternate embodiment of the present invention; [0023]
    [0024] FIG. 12 is a cross-section side view of an integrated circuit device with a portion of the encapsulation removed in accordance with a preferred embodiment of the present invention; [0024]
    [0025] FIG. 13 is a side view of a probe ring in accordance with a preferred embodiment of the present invention; and [0025]
    [0026] FIG. 14 is a top view of a probe ring in accordance with a preferred embodiment of the present invention. [0026] DESCRIPTION OF THE PREFERRED EMBODIMENTS
    [0027] Referring now to the drawings, FIGS. 1 and 2 depict a chip [0027] 10 with pads 12 designed in accordance with known techniques. Attached to each pad 12 is a wire bond 14 and wire 16 that electrically connects pad 12 to a lead frame or chip carrier (not shown). In the past, in order to probe pads 12, the wire bond 14 and wire 16 were required to be removed with a polishing mechanism or other technique in order to provide enough surface area to allow a probe to contact pad 12. As noted above, this requirement represents a limitation. In particular, by disconnecting wires 16 from pads 12, the package is no longer in a usable state and package defects can no longer be isolated from IC defects. Thus, under existing techniques, it was impossible to exercise the IC to full application specifications for diagnostics and fault localization.
    [0028] Referring now to FIGS. 3 and 4, a novel pad [0028] 24 is depicted that provides a pad extension 26 that allows the pad 24 to be probed without first removing the wire 22 and/or wire bond 20. As can be seen in FIG. 4, a probe tip 28 can be placed in contact with the pad extension 26 in order to effectuate a test without removing wire bond 20 or wire 22. In this embodiment, the pad extensions 26 extend between the pads and are about ¼the size of the pad 24. Typical pads are 100 mm by 100 mm and include a pitch of about 200 mm. Therefore, the extensions are approximately 50 mm by 50 mm. It is conceivable that the pad extensions 26 could be 10 mm by 10 mm, or smaller, so long as the probe tips could be manufactured to contact the pad extensions. Thus, the actual size of the pad and pad extensions will generally be dictated by the need to maneuver between the wires extending from the balls as shown in FIG. 4.
    [0029] Referring now to FIGS. 5 and 6, two alternate embodiments of the present invention are depicted on chip [0029] 30 and chip 34, respectively. FIG. 5 shows probe pads 32 arranged in a ring inside of the wire bond pads 37 and electrically connected by lands 33. FIG. 6 depicts probe pads 36 that are arranged in a ring outside of the wire bond pads 39 and connected by lands 35. Because the lands 33 and 35 need only be about 20 mm wide, these arrangements present no additional chip size requirement. The embodiments depicted in FIGS. 5 and 6, which neatly organize the probe pads on the chip, are particularly suited for chips that require a large number of probes.
    [0030] FIGS. [0030] 7-11 depict additional embodiments of the present invention. For example, FIG. 7 depicts a chip 41 that includes pad extensions 38 extending towards an interior portion of the chip and include corner pads 29 with pad extensions 40 that are also offset towards the center of the chip 41. FIG. 8 depicts a chip 42 with pad extensions 44 that extend towards an exterior portion of the chip 42. FIG. 9 depicts a chip 46 with pads that include two pad extensions 48 and 50 that extend both toward and away from the center of the chip 46. FIG. 10 depicts a chip 52 that includes pad extensions 54 that are bent to extend in two directions. FIG. 11 depicts a chip 56 having pad extensions 58 that extend from a center portion of a pad 59 toward an exterior portion of the chip 56. As is evident from these embodiments, any number of alternative designs are possible and are considered to be within the scope of this invention. The placement of the pad extensions may be in part influenced by the type of probing system used to perform failure analysis. For example, probing may be performed with a group of single probes on a probe station or with a probe ring on a tester, voltage contrast tool, or any other analytical equipment. Certain configurations may be particularly suited for use with a probe ring, while others may be better suited for single probe usage.
    [0031] In the preferred embodiment of the present invention the entire wire bond pad is created within a single layer of the integrated circuit device during the fabrication process. In this manner, no additional cost or processes are added to the manufacturing of the chip in order to add this additional functionality. Thus, the wire bond pad will be formed with a first area for receiving the wire bond, and a second area for receiving the probe, wherein the first and second area will be integrally formed substantially simultaneously during the fabrication process. The implementation of the pad extension is therefore accomplished during the same fabrication step as the pad itself. Accordingly, the only alteration necessary during the fabrication process may be a modification to the mask used to define the pad configuration on the layer at which the pads reside. The remaining fabrication steps (e.g., applying photoresist, developing photoresist, and the etching process) need not be altered. [0031]
    [0032] In addition, a novel method for performing failure analysis on the integrated circuit after packaging is completed and a fault has detected, is described. Referring to FIG. 12, an integrated circuit device is depicted that includes a chip [0032] 61 and lead frame 63. Chip 61 includes pads 68 each having a wire bond 66 and wire 64 that electrically connects chip 61 to lead frame 63. In accordance with this invention, pad extensions 69 are also included to facilitate in the testing process. During the packaging process, chip 61 and the associated electrical connections are encapsulated in a insulative material 60 and 62 that entirely surrounds the chip 58. During the failure analysis procedure, a first portion 60 of the encapsulation material is removed. The removal of the encapsulation may be done with any known method, including the use of nitric acid. As can be seen, a second portion 62 of the encapsulation material is left intact. Once the first portion 60 of the encapsulation material is removed, probing of the system, using probe extensions 69 can occur without removing wire bond 66 or wire 64 from the pad 68. In addition to the example depicted in FIG. 12, it is understood that this technique could be used for the testing of any wire bonded system, including the case where a chip is wire bonded directly to a circuit board. In addition to the failure analysis application described herein, it is understood that the testing or probing procedures may be performed on the chip after the wire bond has been formed but prior to the encapsulation process. Thus, the probe extensions could be used as a mechanism for testing the chip prior to final packaging.
    [0033] Referring to FIGS. 13 and 14, a probe ring [0033] 70 is depicted. The probe ring includes a plurality of probes 76 that contact pad extensions 74 on the chip 72. In general, the probes are configured in a circular fashion around and above the chip 72. Generally, each pad on the chip 72 will have a probe in contact therewith for isolating faults.
    [0034] While the invention has been described in detail herein in accordance with certain preferred embodiments thereof, many modifications and changes therein may be affected by those skilled in the art. Accordingly, it is intended by the appended claims to proper all such modifications and changes as fall within the true spirit and scope of the invention. [0034]
    权利要求:
    Claims (15)
    [1" id="US-20010001541-A1-CLM-00001] 1. An integrated circuit, comprising:
    a plurality of die pads having a first area for receiving a wire bond and a second smaller area for receiving a probe, wherein the first and second area are integrally formed substantially simultaneously from a single conductive layer within the integrated circuit.
    [2" id="US-20010001541-A1-CLM-00002] 2. The integrated circuit of
    claim 1 , wherein the second smaller area extends towards a center of the integrated circuit.
    [3" id="US-20010001541-A1-CLM-00003] 3. The integrated circuit of
    claim 1 , wherein the second smaller area extends towards an edge of the integrated circuit.
    [4" id="US-20010001541-A1-CLM-00004] 4. The integrated circuit of
    claim 2 , further comprising a third area that extends towards an edge of the integrated circuit.
    [5" id="US-20010001541-A1-CLM-00005] 5. The integrated circuit of
    claim 1 , wherein the first and second area are coplanar.
    [6" id="US-20010001541-A1-CLM-00006] 6. An integrated circuit comprising:
    a plurality of test pads each comprising a single conductive pad having a first area for receiving a wire bond and a second area for receiving a probe, wherein the second area abuts, and is in electrical communication with the first area.
    [7" id="US-20010001541-A1-CLM-00007] 7. The integrated circuit of
    claim 6 , wherein the first and second areas are formed substantially simultaneously from a single conductive layer.
    [8" id="US-20010001541-A1-CLM-00008] 8. The integrated circuit of
    claim 6 , wherein the second area is smaller than the first area.
    [9" id="US-20010001541-A1-CLM-00009] 9. A method for forming an integrated circuit device having wire bond pads that are easily probed, comprising the steps of:
    creating each wire bond pad within a single layer of the integrated circuit device during a fabrication process; and
    forming each wire bond pad with a first area for receiving a wire bond and a second area for receiving a probe, wherein the first and second area are integrally formed substantially simultaneously, and wherein the first and second areas are in electrical communication with each other.
    [10" id="US-20010001541-A1-CLM-00010] 10. The method of
    claim 9 , comprising the further steps of:
    completing a packaging of the integrated circuit device, including bonding the wire bond pads of the integrated circuit device to a lead frame with lead wires;
    testing the integrated circuit device; and
    upon the detection of a fault, performing the steps of:
    removing a portion of the packaging to expose at least one wire bond pad; and
    placing the probe on said second area of the exposed wire bond pad to analyze the fault.
    [11" id="US-20010001541-A1-CLM-00011] 11. The method of
    claim 10 , wherein the step of placing the probe is accomplished without removing the lead wires from the wire bond pads.
    [12" id="US-20010001541-A1-CLM-00012] 12. The method of
    claim 9 , comprising the further step of:
    testing the integrated circuit by placing at least one probe on one of the wire bond pad's second area, prior to packaging.
    [13" id="US-20010001541-A1-CLM-00013] 13. The method of
    claim 9 , wherein the second area is formed such that it extends towards a center region of the integrated circuit device.
    [14" id="US-20010001541-A1-CLM-00014] 14. The method of
    claim 9 , wherein the second area is formed such that it extends towards a peripheral portion of the integrated circuit device.
    [15" id="US-20010001541-A1-CLM-00015] 15. A method for performing failure analysis on an integrated circuit after packaging is completed and a fault has been detected, wherein the integrated circuit comprises wire bond pads each having a pad extension formed adjacent to a portion of the pad having a wire bond, said method comprising the steps of:
    removing a portion of a lead frame packaging to expose the wire bond pads; and
    probing the pad extension of at least one of the wire bond pads with the wire bond remaining affixed to the at least one wire bond pad.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6373143B1|2002-04-16|Integrated circuit having wirebond pads suitable for probing
    US5378981A|1995-01-03|Method for testing a semiconductor device on a universal test circuit substrate
    US6713881B2|2004-03-30|Semiconductor device and method of manufacturing same
    KR100443476B1|2004-08-09|Semiconductor device and package method thereof
    JP5486866B2|2014-05-07|Manufacturing method of semiconductor device
    US7456643B2|2008-11-25|Methods for multi-modal wafer testing using edge-extended wafer translator
    US5008614A|1991-04-16|TAB frame and process of testing same
    EP0494782A1|1992-07-15|Wafer burn-in and test system and method of making the same
    US10186463B2|2019-01-22|Method of filling probe indentations in contact pads
    US6392433B2|2002-05-21|Method and apparatus for testing semiconductor devices
    JP2005322921A|2005-11-17|Flip-chip semiconductor package for testing bumps and method of fabricating same
    EP0414378A2|1991-02-27|An adapter for integrated circuit elements and a method using the adapter for testing assembled elements
    US7723980B2|2010-05-25|Fully tested wafers having bond pads undamaged by probing and applications thereof
    EP1081757B1|2016-12-07|Multichip module packaging process for known good die burn-in
    US7063987B2|2006-06-20|Backside failure analysis of integrated circuits
    US6040706A|2000-03-21|Contactor and semiconductor device inspecting method
    EP0767492A2|1997-04-09|Integrated circuit test system
    EP0654672B1|2002-03-06|Integrated circuit test apparatus
    JPH10189672A|1998-07-21|Contactor and check method for semiconductor device
    JP2657315B2|1997-09-24|Probe card
    KR0141453B1|1998-07-15|Manufacturing method of known-good die
    EP0401848A2|1990-12-12|Tape carrier and test method therefor
    KR200181401Y1|2000-06-01|Multi interface board for testing semiconductor ic
    KR19990018725A|1999-03-15|Semiconductor wafer and its electrical property inspection method
    JP3163903B2|2001-05-08|Inspection parts for multi-chip module substrates
    同族专利:
    公开号 | 公开日
    US6373143B1|2002-04-16|
    US6429675B2|2002-08-06|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US6348742B1|1999-01-25|2002-02-19|Clear Logic, Inc.|Sacrificial bond pads for laser configured integrated circuits|
    US20030173668A1|2002-03-13|2003-09-18|Downey Susan H.|Semiconductor device having a bond pad and method therefor|
    FR2935195A1|2008-08-22|2010-02-26|St Microelectronics Sa|SEMICONDUCTOR DEVICE WITH FLAT PAIRS|NL7108092A|1970-06-18|1971-12-21|||
    JPS5444881A|1977-09-16|1979-04-09|Nec Corp|Electrode wiring structure of integrated circuit|
    US4241360A|1978-08-10|1980-12-23|Galileo Electro-Optics Corp.|Series capacitor voltage multiplier circuit with top connected rectifiers|
    JPS6331105B2|1979-10-26|1988-06-22|Hitachi Ltd||
    JPS56124240A|1980-03-04|1981-09-29|Chiyou Lsi Gijutsu Kenkyu Kumiai|Semiconductor integrated circuit device|
    JPS57122542A|1981-01-23|1982-07-30|Hitachi Ltd|Electrode structure for semiconductor element|
    JPS5815251A|1981-07-20|1983-01-28|Hitachi Ltd|Semiconductor device|
    US4447857A|1981-12-09|1984-05-08|International Business Machines Corporation|Substrate with multiple type connections|
    US4990996A|1987-12-18|1991-02-05|Zilog, Inc.|Bonding pad scheme|
    US4959706A|1988-05-23|1990-09-25|United Technologies Corporation|Integrated circuit having an improved bond pad|
    US4951098A|1988-12-21|1990-08-21|Eastman Kodak Company|Electrode structure for light emitting diode array chip|
    US5155577A|1991-01-07|1992-10-13|International Business Machines Corporation|Integrated circuit carriers and a method for making engineering changes in said carriers|
    JPH04307943A|1991-04-05|1992-10-30|Mitsubishi Electric Corp|Semiconductor device|
    US5342992A|1991-10-11|1994-08-30|Kyocera Internatinoal, Inc.|Pin grid array package with pin through plating|
    JPH05343487A|1992-06-04|1993-12-24|Nec Corp|Semiconductor integrated circuit device|
    FR2701153B1|1993-02-02|1995-04-07|Matra Marconi Space France|Semiconductor memory component and module.|
    US5442740A|1993-07-13|1995-08-15|International Business Machines Corporation|Method and apparatus for visual display of program performance trace data|
    JP3184014B2|1993-07-26|2001-07-09|株式会社東芝|Semiconductor device|
    US5554940A|1994-07-05|1996-09-10|Motorola, Inc.|Bumped semiconductor device and method for probing the same|
    US5517127A|1995-01-09|1996-05-14|International Business Machines Corporation|Additive structure and method for testing semiconductor wire bond dies|
    US5506499A|1995-06-05|1996-04-09|Neomagic Corp.|Multiple probing of an auxilary test pad which allows for reliable bonding to a primary bonding pad|
    KR100327442B1|1995-07-14|2002-06-29|구본준, 론 위라하디락사|Bump structure of semiconductor device and fabricating method thereof|
    KR19990064171A|1995-10-13|1999-07-26|윌리암디.조단|Junction Transistor Clips and Heat Absorbers|
    US5914614A|1996-03-12|1999-06-22|International Business Machines Corporation|High density cantilevered probe for electronic devices|
    US5731709A|1996-01-26|1998-03-24|Motorola, Inc.|Method for testing a ball grid array semiconductor device and a device for such testing|
    US5994152A|1996-02-21|1999-11-30|Formfactor, Inc.|Fabricating interconnects and tips using sacrificial substrates|
    US6091155A|1996-02-23|2000-07-18|Silicon Graphics, Inc.|BGA land pattern|
    JP2778587B2|1996-07-04|1998-07-23|日本電気株式会社|Semiconductor device|
    US5783868A|1996-09-20|1998-07-21|Integrated Device Technology, Inc.|Extended bond pads with a plurality of perforations|
    US5886414A|1996-09-20|1999-03-23|Integrated Device Technology, Inc.|Removal of extended bond pads using intermetallics|
    US5859442A|1996-12-03|1999-01-12|Micron Technology, Inc.|Circuit and method for configuring a redundant bond pad for probing a semiconductor|
    US6025730A|1997-03-17|2000-02-15|Micron Technology, Inc.|Direct connect interconnect for testing semiconductor dice and wafers|
    US5923047A|1997-04-21|1999-07-13|Lsi Logic Corporation|Semiconductor die having sacrificial bond pads for die test|
    JPH1187441A|1997-09-09|1999-03-30|Mitsubishi Electric Corp|Semiconductor memory device|JP4234244B2|1998-12-28|2009-03-04|富士通マイクロエレクトロニクス株式会社|Wafer level package and semiconductor device manufacturing method using wafer level package|
    US6456099B1|1998-12-31|2002-09-24|Formfactor, Inc.|Special contact points for accessing internal circuitry of an integrated circuit|
    US20020016070A1|2000-04-05|2002-02-07|Gerald Friese|Power pads for application of high current per bond pad in silicon technology|
    JP2001338955A|2000-05-29|2001-12-07|Texas Instr Japan Ltd|Semiconductor device and its manufacturing method|
    TW502355B|2000-12-15|2002-09-11|Ind Tech Res Inst|Bonding pad structure to avoid probing damage|
    JP2002217367A|2001-01-15|2002-08-02|Mitsubishi Electric Corp|Semiconductor chip, semiconductor device and method for manufacturing the same|
    KR100385225B1|2001-03-23|2003-05-27|삼성전자주식회사|Flip chip type semiconductor device having probing pads and bump pads and fabrication method thereof|
    JP2003031610A|2001-07-16|2003-01-31|Nec Corp|Semiconductor device and its wire bonding method|
    US6844631B2|2002-03-13|2005-01-18|Freescale Semiconductor, Inc.|Semiconductor device having a bond pad and method therefor|
    JP2003338519A|2002-05-21|2003-11-28|Renesas Technology Corp|Semiconductor device and its manufacturing method|
    US6803303B1|2002-07-11|2004-10-12|Micron Technology, Inc.|Method of fabricating semiconductor component having encapsulated, bonded, interconnect contacts|
    US9318428B2|2004-05-28|2016-04-19|Nxp B.V.|Chip having two groups of chip contacts|
    US7353479B2|2005-01-31|2008-04-01|Faraday Technology Corp.|Method for placing probing pad and computer readable recording medium for storing program thereof|
    DE102006008454B4|2005-02-21|2011-12-22|Samsung Electronics Co., Ltd.|Pad structure, pad layout structure, semiconductor device, and pad layout method|
    US7482675B2|2005-06-24|2009-01-27|International Business Machines Corporation|Probing pads in kerf area for wafer testing|
    JP4745007B2|2005-09-29|2011-08-10|三洋電機株式会社|Semiconductor device and manufacturing method thereof|
    TWI306298B|2006-07-17|2009-02-11|Chipmos Technologies Inc|Chip structure|
    US20090014717A1|2007-07-11|2009-01-15|United Microelectronics Corp.|Test ic structure|
    US8227917B2|2007-10-08|2012-07-24|Taiwan Semiconductor Manufacturing Company, Ltd.|Bond pad design for fine pitch wire bonding|
    US8253420B2|2009-12-04|2012-08-28|Volterra Semiconductor Corporation|Integrated electrical circuit and test to determine the integrity of a silicon die|
    JP2012156346A|2011-01-27|2012-08-16|Elpida Memory Inc|Semiconductor device|
    US10734296B2|2018-12-28|2020-08-04|Micron Technology, Inc.|Electrical device with test pads encased within the packaging material|
    法律状态:
    2005-11-18| FPAY| Fee payment|Year of fee payment: 4 |
    2010-03-15| REMI| Maintenance fee reminder mailed|
    2010-08-06| LAPS| Lapse for failure to pay maintenance fees|
    2010-09-06| STCH| Information on status: patent discontinuation|Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
    2010-09-28| FP| Expired due to failure to pay maintenance fee|Effective date: 20100806 |
    优先权:
    申请号 | 申请日 | 专利标题
    US09/159,446|US6373143B1|1998-09-24|1998-09-24|Integrated circuit having wirebond pads suitable for probing|
    US09/293,449|US6429675B2|1998-09-24|1999-04-16|Structure and method for probing wiring bond pads|US09/293,449| US6429675B2|1998-09-24|1999-04-16|Structure and method for probing wiring bond pads|
    [返回顶部]